|
miasm
Reverse engineering framework
|
bool found
Definition: dse_crackme.py:270
uint32_t ge2
Definition: JitCore_arm.h:33
uint32_t of
Definition: JitCore_aarch64.h:46
void MEM_WRITE_32(JitCpu *jitcpu, uint64_t addr, uint32_t src)
Definition: JitCore_arm.c:197
uint32_t R3
Definition: JitCore_arm.h:10
Definition: JitCore.h:194
#define MOD_DEF(ob, name, doc, methods)
Definition: compat_py23.h:218
PyObject * cpu_set_exception(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:167
PyObject * cpu_set_gpreg(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:90
#define PyGetInt_uint32_t(item, value)
Definition: compat_py23.h:194
PyObject * cpu_set_interrupt_num(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:207
PyObject * JitCpu_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
Definition: JitCore.c:20
void vm_MEM_WRITE_32(vm_mngr_t *vm_mngr, uint64_t addr, unsigned int src)
Definition: vm_mngr.c:473
uint32_t R6
Definition: JitCore_arm.h:13
void MEM_WRITE_16(JitCpu *jitcpu, uint64_t addr, uint16_t src)
Definition: JitCore_arm.c:192
ge2
Definition: regs.py:75
#define RET_MODULE
Definition: compat_py23.h:221
uint32_t R7
Definition: JitCore_arm.h:14
_MIASM_EXPORT void MEM_WRITE_64(JitCpu *jitcpu, uint64_t addr, uint64_t src)
Definition: JitCore_aarch64.c:249
PyObject * JitCpu_get_vmmngr(JitCpu *self, void *closure)
Definition: JitCore.c:28
i
Definition: modint.py:70
ge0
Definition: regs.py:73
cf
Definition: regs.py:166
MOD_INIT(JitCore_arm)
Definition: JitCore_arm.c:435
void MEM_WRITE_64(JitCpu *jitcpu, uint64_t addr, uint64_t src)
Definition: JitCore_arm.c:202
zf
Definition: regs.py:163
of
Definition: regs.py:165
uint32_t R11
Definition: JitCore_arm.h:18
uint32_t nf
Definition: JitCore_aarch64.h:45
#define get_reg(reg)
Definition: JitCore.h:152
uint32_t R8
Definition: JitCore_arm.h:15
uint32_t R9
Definition: JitCore_arm.h:16
#define PyGetStr(dest, name)
Definition: compat_py23.h:181
uint32_t ge0
Definition: JitCore_arm.h:31
uint32_t R0
Definition: JitCore_arm.h:7
uint32_t R4
Definition: JitCore_arm.h:11
PyObject * cpu_get_exception(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:182
void vm_MEM_WRITE_64(vm_mngr_t *vm_mngr, uint64_t addr, uint64_t src)
Definition: vm_mngr.c:478
PyObject * JitCpu_set_vmmngr(JitCpu *self, PyObject *value, void *closure)
Definition: JitCore.c:38
list R8
Definition: regs.py:25
char * name
Definition: JitCore.h:195
PyObject * JitCpu_set_jitter(JitCpu *self, PyObject *value, void *closure)
Definition: JitCore.c:73
list R10
Definition: regs.py:27
list LR
Definition: regs.py:31
uint32_t cf
Definition: JitCore_aarch64.h:47
_MIASM_EXPORT void MEM_WRITE_32(JitCpu *jitcpu, uint64_t addr, uint32_t src)
Definition: JitCore_aarch64.c:244
uint64_t PC
Definition: JitCore_aarch64.h:41
#define RAISE(errtype, msg)
Definition: JitCore.h:19
name
Definition: export_llvm.py:70
Definition: vm_mngr_py.h:8
void MEM_WRITE_08(JitCpu *jitcpu, uint64_t addr, uint8_t src)
Definition: JitCore_arm.c:187
uint32_t ge3
Definition: JitCore_arm.h:34
void vm_MEM_WRITE_08(vm_mngr_t *vm_mngr, uint64_t addr, unsigned char src)
Definition: vm_mngr.c:462
uint32_t R10
Definition: JitCore_arm.h:17
PyObject * JitCpu_get_jitter(JitCpu *self, void *closure)
Definition: JitCore.c:63
PyObject * cpu_get_interrupt_num(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:222
list R2
Definition: regs.py:19
void vm_MEM_WRITE_16(vm_mngr_t *vm_mngr, uint64_t addr, unsigned short src)
Definition: vm_mngr.c:468
stderr
Definition: dse_crackme.py:320
list SP
Definition: regs.py:30
uint32_t zf
Definition: JitCore_aarch64.h:44
PyObject * cpu_init_regs(JitCpu *self)
Definition: JitCore_arm.c:126
uint32_t exception_flags
Definition: JitCore_aarch64.h:3
#define _MIASM_EXPORT
Definition: JitCore_x86.h:6
reg_dict gpreg_dict[]
Definition: JitCore_arm.c:16
nf
Definition: regs.py:164
args
Definition: shellcode.py:26
list R0
Definition: regs.py:17
void dump_gpregs(struct vm_cpu *vmcpu)
Definition: JitCore_arm.c:134
size_t offset
Definition: JitCore.h:196
PyObject * cpu_get_gpreg(JitCpu *self)
Definition: JitCore_arm.c:53
list R11
Definition: regs.py:28
_MIASM_EXPORT void MEM_WRITE_08(JitCpu *jitcpu, uint64_t addr, uint8_t src)
Definition: JitCore_aarch64.c:234
PyObject * get_gpreg_offset_all(void)
Definition: JitCore_arm.c:294
PyObject_HEAD VmMngr * pyvm
Definition: JitCore.h:188
list R5
Definition: regs.py:22
list R9
Definition: regs.py:26
void JitCpu_dealloc(JitCpu *self)
Definition: JitCore.c:14
list R3
Definition: regs.py:20
PC
Definition: regs.py:137
addr
Definition: dis_binary.py:24
list R1
Definition: regs.py:18
_MIASM_EXPORT void MEM_WRITE_16(JitCpu *jitcpu, uint64_t addr, uint16_t src)
Definition: JitCore_aarch64.c:239
uint32_t ge1
Definition: JitCore_arm.h:32
list R4
Definition: regs.py:21
uint64_t LR
Definition: JitCore_aarch64.h:38
interrupt_num
Definition: regs.py:8
#define get_reg_off(reg)
Definition: JitCore.h:170
uint64_t SP
Definition: JitCore_aarch64.h:39
val
Definition: example_types.py:218
uint32_t LR
Definition: JitCore_arm.h:21
PyObject * cpu_dump_gpregs_with_attrib(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:160
list R6
Definition: regs.py:23
uint32_t R5
Definition: JitCore_arm.h:12
uint32_t interrupt_num
Definition: JitCore_aarch64.h:4
list R12
Definition: regs.py:29
ge1
Definition: regs.py:74
uint32_t R2
Definition: JitCore_arm.h:9
ge3
Definition: regs.py:76
_MIASM_EXPORT void dump_gpregs(struct vm_cpu *vmcpu)
Definition: JitCore_aarch64.c:170
exception_flags
Definition: regs.py:7
Definition: JitCore.h:186
Definition: JitCore_aarch64.h:2
uint32_t R1
Definition: JitCore_arm.h:8
PyObject * cpu_dump_gpregs(JitCpu *self, PyObject *args)
Definition: JitCore_arm.c:149
uint32_t R12
Definition: JitCore_arm.h:19
uint32_t bp_num
Definition: JitCore_arm.h:36
list R7
Definition: regs.py:24