|
| exception_flags = ExprId('exception_flags', 32) |
|
| spr_access = ExprId('spr_access', 32) |
|
| reserve = ExprId('reserve', 1) |
|
| reserve_address = ExprId('reserve_address', 32) |
|
int | SPR_ACCESS_IS_WRITE = 0x80000000 |
|
int | SPR_ACCESS_SPR_MASK = 0x000003FF |
|
int | SPR_ACCESS_SPR_OFF = 0 |
|
int | SPR_ACCESS_GPR_MASK = 0x0001F000 |
|
int | SPR_ACCESS_GPR_OFF = 12 |
|
list | gpregs_str = ["R%d" % i for i in range(32)] |
|
| gpregs_expr |
|
| gpregs_init |
|
| gpregs |
|
list | crfregs_str = ["CR%d" % i for i in range(8)] |
|
| crfregs_expr |
|
| crfregs_init |
|
| crfregs |
|
list | crfbitregs_str |
|
| crfbitregs_expr |
|
| crfbitregs_init |
|
| crfbitregs |
|
list | xerbitregs_str = ["XER_%s" % field for field in ['SO', 'OV', 'CA'] ] |
|
| xerbitregs_expr |
|
| xerbitregs_init |
|
| xerbitregs |
|
list | xerbcreg_str = ["XER_BC"] |
|
| xerbcreg_expr |
|
| xerbcreg_init |
|
| xerbcreg |
|
list | otherregs_str = ["PC", "CTR", "LR", "FPSCR", "VRSAVE", "VSCR" ] |
|
| otherregs_expr |
|
| otherregs_init |
|
| otherregs |
|
tuple | superregs_str |
|
| superregs_expr |
|
| superregs_init |
|
| superregs |
|
tuple | mmuregs_str |
|
| mmuregs_expr |
|
| mmuregs_init |
|
| mmuregs |
|
tuple | floatregs_str = (["FPR%d" % i for i in range(32)]) |
|
| floatregs_expr |
|
| floatregs_init |
|
| floatregs |
|
tuple | vexregs_str = (["VR%d" % i for i in range(32)]) |
|
| vexregs_expr |
|
| vexregs_init |
|
| vexregs |
|
list | regs_flt_expr = [] |
|
tuple | all_regs_ids |
|
| all_regs_ids_byname = dict([(x.name, x) for x in all_regs_ids]) |
|
list | all_regs_ids_init = [ExprId("%s_init" % x.name, x.size) for x in all_regs_ids] |
|
tuple | all_regs_ids_no_alias = all_regs_ids[:] |
|
dictionary | regs_init = {} |
|